Abstract-Many architecture features are available for improving the performance of a cache-based system. These hardware techniques include cache memories, processor stalling characteristics, memory cycle time, the external data bus width of a processor, and pipelined memory system, etc. Each of these techniques affects the cost, design, and performance of a system. We present a powerful approach to assess the performance trade-offs of these architecture techniques based on the equivalence of mean memory delay time. For the same perf'ormance point, we demonstrate how each of these features can be traded off and report the ranking of the achievable performance of using them.
peared in the Proceedings of the 21st Annual International Symposium on Computer Architecture, April 18-21, 1994, Chicago.) The performance of an architecture feature is related to a common metric, the hit ratio, based on the equivalence of mean memory delay time.
Our analysis shows the amount of hit ratio that yields the same performance improvement as obtained by doubling the data bus width. Caches with different types of stalling features or memory design trade differently with the data bus width. When we refer to a processor data bus, we mean the external data bus of a processor. Our approach allows to study the impact of other architecture features which affect the memory delay time and thus a unified comparison of the architecture performance can be done. For instance, we can rank the effectiveness of different architecture techniques. Except for the pipelined memory system, to improve the performance of a system using non-pipelined memories, doubling the data bus width is the best choice. Using read-bypassing write buffers is the second best choice, while the use of a cache that allows cache access when a cache is filling due to a load miss is the third best choice.
We also determine the cross-over point of the memory cycle time where the use of a pipelined memory system is most advantageous.' The memory cycle time when the performance of a pipelined memory system surpasses that of doubling the data bus width is not large at all, especially when a large cache line is used. A pipelined memory system or burst read memory system can trade a lot of hit ratio (cache size) and should be seriously considered in the design of cache-based systems.
In verifying the methodology, we apply our approach to determine the optimal line size and obtain the exact same results as in Smith's work [ Z ] . We further show that the trade-off methodology can be generalized for composite cache hit ratio and is a powerful approach in evaluating the performance of architecture techniques. The rest of the paper is organized as follows. We discuss related research in Section 2. In Section 3, we give the notation and the hardware characteristics under study. We develop the trade-off methodology in Section 4. The trade-off analysis and verification are presented in Section 5 and is generalized for composite hit ratio system and burst read memories in Section 6. This paper is concluded in Section 7.
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RELATED RESEARCH
The design of a cache memory involves many issues such as line fetch algorithm, replacement policy, write handling protocol, split or unified cache, coherency, virtual or real address tag, and blocking characteristics on a miss [31. Cache line size is one of the critical parameters that affect cache performance. Smith and Przybylski used the cache miss ratio obtained from trace-driven simulations to study the factors for choosing a cache line size [21, 141, 151 . Their criterion in selecting the best line size is to find the line size which minimizes the mean memory delay per memory Yeference or the mean read time. Mean memory delay time is not the only factor that determines the performance, but it can serve as a measure to evaluate the performance of architecture techniques that affect the memory request latency.
Alpert and Flynn showed that using a larger line size reduces the overhead of storing address tags and other cache control information and thus leads to more a cost-effective cache design 161. Chen and Baer examined the effectiveness of using nonblocking caches, prefetching caches, and read bypassing write buffers in reducing memory latency [9] . Since the design space for cache memories is so diverse, it is very natural for a computer designer to focus on only a limited number of parameters and optimize a particular cache implementation [lo] . From the system design point of view, optimizing the design space around hit ratio may only result in a little performance improvement, for instance, if the memory latency is small. In addition to cache memories, architectural features such as data bus width, memory latency, pipelined memories, and how they are used may have significant effects on the performance of a cache-based system. Since each of the architecture techniques considered here affects the mean memory delay time, the mean memory delay time can be used to evaluate the performance of these architecture techniques including cache design. 
REPRESENTATION OF EXECUTION TIME
The relationships between the hardware architectural techniques and the characteristics of programs are derived by computing the CPU execution time considering various techniques that affect memory latency. The notation of the parameters is described in Table 1 . These parameters specify the characteristics of an architecture feature, application, and the relationship between them. An application here can be a task, ii subroutine, or any phase of a computation.
The following baseline system model is used.
1) A IUSC processor is considered, which has an on-chip write-back and write-allocate data cache and an instruction cache. The processor has a separate external address bus and data bus.
For a cache miss, a whole line is brought into the cache from the memory. All of the memory references are first directed to the on-chip caches. Both a nonload/store instruction and a load/store instruction that hits in the cache effectively take one cycle (due to pipelining) for execution. The memory system has the same memory cycle time for read and write requests. This approximation of memory model is only used for a baseline system with a nonburst memory design. Therefore, it does not apply to current design that uses burst memories; nevertheless, this basic model provides a base for comparing the effectiveness of higher performance memory systems such as pipelined or burst memory design with the cache systems. 
FS
For the stalling features addressed in the following, the nonpipelined memory model is used. Table 2 lists the cache stalling features that are considered in this study. Fig. 1 depicts the actual delays incur when various stalling features are used. For a full-blocking cache, a processor waits for the requested data until the entire cache line is brought into the cache. This is full-stalling (FS). In the full-stalling, (LJD),B, cycles contributes to the execution time for each cache miss. Therefore, the stalling factor is L / D as indicated in Table 2. full-stalling In a cache-bus-locked feature, for a miss cycle, the cache first requests the missed data from the memory. As soon as the requested data arrive, the processor continues execution. This feature is the "out-of-oder" fetch property as introduced in 1131. The cache fetches the rest of the line and the cache bus remains locked up. If any load/store occurs during this period, that load/store is stalled until the line is completely fetched. We call this stalling feature bus-locked (BL). The minimum value of the stalling factor $ due to BL stalling is one where no subsequent cache access occurs while the cache bus is locked up; however, the maximum value could still be up to L I D .
To reduce the stalling delay, an alternative is to allow the processor to access other cache lines, and the cache bus is not locked up. This stalling feature is bus-not-locked (BNL). In such a case, for a second access on the line being fetched currently, the processor may be stalled for a variable period depending on the implementation. We consider three possible scenarios dnd assume that a line is filled using multiple bus transfers. In scenario E",, the processor is stalled by the second access for the entire duration until the line is completely fetched even though the second access was requesting data which were just brought in. In scenario BNL,, the processor is stalled only if the second access happens to be on that part of the line which has not been yet fetched. If stalling occurs, the processor is delayed for the time until the entire line is fetched completely. In scenario BNL,, a stall occurs only if the data have not been yet fetched. Otherwise, an access can be satisfied by a partially filled line. The value of $ for different cases of the BNL feature can vary between 1 and L I D as indicated in Table 2 .
A cache may be designed with the nonblocking (NB) feature, that is, the processor is allowed to access all cache lines while the cache is filling a missing line. The execution of a processor may be stalled by a nonblocking cache as well if the data being fetched need to be used 191. The minimum possible stalling factor for the NB feature is zero where no subsequent instruction uses an operand being loaded by a previous cache miss process. The NB, or the BL, or the BNL, is partial-stalling (PS) in contrast to the fullstalling feature. Parameter $ which quantifies the performance of various cache implementations also affects the mean memory delay time in a cache-based system.
Execution Time for the Baseline System
Two elements contribute to the CPU execution time. First, the time includes the instruction fetching cycles from the memory due to instruction cache misses. Instruction caches with full-blocking feature can be found in most of the current processors. However, since most of the instructions are resident in the instruction cache and the execution is pipelined, the time consumed for the instruction fetching is relatively small, especially for processors which have two buses to access two large instruction and data caches, respectively [12] . The dominating part of the CPU execution time is the time to execute the instructions. For a RISC processor, the execution time X is represented by the following expressions:
The ( E -Am) accounts for the time the program spent in executing the non-load/store instructions and the load/store instructions that are hits in the data cache. Load/store instructions that miss in the cache stall the execution of the processor by f ( $ p m ) cycles. For instance, when loading R bytes of data, a full-blocking cache stalls the execution of the CPU by +Pm cycles with @ = i. When no write buffers are provided, the flushes stall the CPU by (%)Dm cycles. With advanced technology, techniques such as cache line prefetching, or register preloading can be used to hide or reduce the penalty of some read misses [81. In these cases, R represents the memory references whose miss penalty cannot be hidden. Or alternatively, p, can be scaled down to represent the average miss penalty.
Effect of Instruction Cache Misses
cution time can be represented by +$pm where $ has a minimum of one. Due to instruction pipelining, the instruction hit cycles are overlapped with the execution time X in (1). When instruction cache hit ratio is high, the CPU execution time will be dominated by the X. In a multiprogramming case, a higher instruction miss ratio is expected.
The instruction cache misses contributing to tlic CPU exe-In this case, the miss portion cannot be neglected in the CPU execution time, and +$Dm should be added to (1). In either case, the CPU execution time is always represented in the same form as in (1).
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DERIVATION OF PERFORMANCE EQUIVALENT
POINT
When comparing the performance trade-offs for different architecture features, we improve the system with each architecture feature and measure the performance improvement. This performance enhancement can be achieved by doubling the data bus width, or changing from a fullstalling cache to a partial-stalling one, or providing the read-bypassing write buffers, or using a pipelined or burst read memory system. For the same performance (mean memory delay time), the original system must use either a larger cache or must use a more powerful architecture feature. Hence, a relationship between the difference of hit ratio for the two systems and the performance-improving technique used exists at the same performance equivalent point while the application and other architecture features remain unchanged. In the following, we derive the performance trade-offs between hit ratio and various architecture features by establishing a performance equivalent point.
Data Bus Width versus Cache Hit Ratio
To begin, we consider the trade-off between cache hit ratio and data bus width for the baseline model where the nonpipelined memory cycle time is used and no write buffers are provided. The following two expressions denote the execution time of using data bus width D and 2 0 , respectively.
Here {R', d , @'I and {R, a, @} are parameters for the system using data bus width 2 0 and D, respectively. The maximum value of $' is L / 2 D assuming that L 2 2 0 . To determine data bus width and cache hit ratio trading, we let X D = X,, so that the two cases using data bus width D and 2 0 , respectively, have the same execution time. (Shortly we will show that this equality is in fact based on the equivalence of mean memory delay time.) In the two systems, the number of instructions ( E ) executed, the cache line size, the memory cycle time, and the stalling feature are all the same. Solving X , = X2D, yields Let Ah = s&. The miss ratio M R , of the data cache for the case of D width is given by
We use the hit (miss) ratio in the D width system as a base, namely, given a hit (miss) ratio for the D width system. To achieve the same performance, the 2 0 width system could afford a lower hit ratio than the hit ratio in the D width system. Equivalently, the 2 0 width system can use a smaller cache to have the same performance. Since the same application is considered, therefore A, + A, = A; + A;.
Only some load/store instructions that hit in the cache of the D width system become misses in the cache of the 2 0 width system due to a smaller cache size so that they result in the same performance.
Let M R z (HR,) be the miss (hit) ratio associated with the 2 0 width system and = r1, where A; = then Let HR, be the hit ratio associated with the D width system.
Between the two systems, the difference of hit ratios equals the difference of miss ratios. Then the cache hit ratio that trades the performance of a D-byte width is r -1
where s = (from A,? = SA,) and Y = 5 (from Ain = Y a m ) . Equation (7) is only valid for the physical system where HR, 2 0. Row one of Table 3 lists the execution time for the 2 0 width system, ratio Y, and stalling factors for which full stalling caches are considered. PROOF. The fastest possible nonpipelined memory system, , 8, = 2, is used to find the lower bound of hit ratio of system B. With a = d = 0.5 for the same copy-back ratio, based on the equivalence of mean memory delay time, we find r = % = 2.5 from (4). Substituting 0 Note that the results in this section are applicable to systems with nonpipelined memory design. The above analysis considers the situation where the fastest nonpipelined memory system is used. Thus, it represents one end of the design spectrum. The other end of the design space is considered in the following theorem. the value in (7) yields HR, = 2.5HRI -1.5.
2.
The reason is that with fast memories hit ratio has less weight than with slow memories.
large ,8,, we find v = % = 2 and HR, = 2 HR, -1.
The above results state that the performance loss due to reducing the hit ratio of a blocking data cache from HR to 2HR -1 or at most to 2.5HR -1.5 can be compensated by doubling the data bus width. The hit ratio traded between 2HR -1 and 2.5HR -1.5 is determined by the line size and the memory cycle time.
We can also use the hit (miss) ratio in the 2 0 width system as a base, i.e., given HR, (MR,) . The D width system must have a higher hit ratio than that of the 2 0 width system for both of them to have the same performance. The hit ratio difference is given by The above results state that given L 2 2 0 and a = d = 0.5, the performance improvement due to increasing the data cache hit ratio at H R by 0.5(1 -H R ) to at most 0.6(1 -HR) is the same as that obtained by doubling the data bus width for systems designed with nonpipelined memories.
Stalling Feature versus Hit Ratio
To improve performance, a partial-stalling cache can be designed instead of a full-stalling cache. Using a partiallstalling (PS) cache reduces the mean memory delay time.
The performance trade-off between using a partial-stalling cache and cache hit ratio is obtained as follows. Let HR, be the hit ratio for the full-stalling cache system as in (2) with 4 = L / D and HR, be the hit ratio for not using the fullblocking feature, or equivalently for having a partialstalling feature. For the same performance, HR, must be greater than HR,. The execution time X p s for a PS stalling feature is shown in Table 3 row 2. The cache hit ratio difference traded for using the partial-stalling feature is the same as in (7). Note that the ratio Y is obtained by solving (2) = Xps. Moreover, ratio r is also based on the equivalence of mean memory delay time.
To evaluate the effectiveness of various stalling features,
we use trace-driven simulations to obtain the stalling factor q9' . We assume that each instruction is executed in one cycle except for the load/store misses and access stalling. This implies that an infinite instruction cache (or an instruction cache with a very high hit ratio) is used. cycles. The stalling factor qY for the BNL, model is computed as follows.
30
where An is the number of the load/store instructions that are misses. The last term, a constant one, is added for the basic read miss time in the representation of X for the BNL, stalling feature. The stalling factors for the BNL,, BNL,, and BL features can be obtained in a similar way and we will not discuss them here.
In Fig. 2 , we show the average stalling factors obtained from the trace-driven simulation of the SPEC92 programs nasa7, swm256, wave5, ora, doduc, and hydro2d. The programs as shown in Table 4 are used to generate traces with defaults on a DECstation 5000 with the pixie utility. The cache system we simulated is 8K bytes, two-way set associative with a line size of 32 bytes. These parameters are chosen based on a typical on-chip cache implementation. The simulation has run enough length of the traces considering the size of the on-chip caches to minimize the transient effect. The purpose of this simulation is to compute the stalling factor 4 as used in row 2 of Table 3 . 
Read-Bypassing Write Buffers versus Hit Ratio
With an appropriate memory cycle time, the maximum efficiency of using read-bypassing write buffers is achieved when the cache flush latency can be completely hidden. The execution time X , , described in Table 3 row 3 represents the best possible performance of using read-bypassing write buffers where the ucportion is zero. Let HR, be the hit ratio for having the read-bypassing write buffers with the execution time Xwn, and HR, be the hit ratio for not having read-bypassing write buffers with the execution time as shown in (2). In both cases, the stalling factor is L I D . The ratio Y in Table 3 row 3 is obtained by solving (2) =XwB. The cache hit ratio difference traded for the performance of using the read-bypassing write buffers is determined by (7) with s = HR,
Pipelined (Burst Read) Memory System versus
Performance improvement can be achieved by changing the nonpipelined memory into a pipelined one where the next memory cycle can be started without waiting for the previous memory cycle to finish. In this paper, the pipelined operation considered is limited to initiate for the requests of fetching (or writing back) an entire cache line. We have not modeled the pipelined operations across multiple-line fetches in this study. The pipelined cycle for fetching a cache line is described as follows. Let q be the clock cycles for the memory system to be ready for receiving a new address request and beginning the next pipeline cycle. The pipelined memory cycle time 4, per L-byte request is given by
Hit Ratio
The stalling factor is illustrated in the percentages of L / D . A partial-stalling feature behaves like a full-stalling feature when its stalling factor reaches 100%. As expected, a CHEN AND SOMANI: ARCHITECTURE TECHNIQUE TFIADE-OFFS USING MEAN MEMORY DELAY TIME 
13-
With the pipelined memory system, the execution of a processor is stalled by the pipeline latency pp for a cache miss in a full-blocking cache. The assumption for pp is that the processor can issue the consecutive memory requests it needs for an L-byte line, and the pipelined memory system can accommodate each request within 9 clock cycles. For instance, if q = 2, we may deem pp as the best possible implementation of a pipelined memory system. Because of the full-blocking feature, if the data bus width is equal to the line size, then the latency for a line is same both for pipelined and non-pipelined memory systems as indicated in (11) In trading the performance of a pipelined memory system with hit ratio, let HR2 be the hit ratio for using the pipelined memory system with the execution time XpM in Table 3 row 4 and HR, be the hit ratio for not using the pipelined memory system with the execution time as shown in (2). Again, in both cases, the stalling factor is L / D .
The ratio Y in Table 3 row 4 is obtained by solving (2) = XpM.
The cache hit ratio difference traded for using the pipelined memory system is the same as in (7) 
RESULTS OF ARCHITECTURE TRADE-OFFS
We present the results obtained by using the above tradeoff approach. The comparisons made are based on a system using a full-blocking cache, D-byte data bus, and the nonpipelined basic memory model. Fig. 3 illustrates the performance trade-off between a 32-bit bus width and the hit ratio of a full-blocking cache with base hit ratio of 98% and 90%, respectively. When the data bus and memory width are increased from 32 bits to 64 bits, the hit ratio in the 64-bit case could be smaller than the base hit ratio of the 32-bit system for both systems to have the same performance. The amount of the hit ratio traded is shown on the y axis in Fig. 3 . The design limit is reached when the memory cycle latency p, is two. We assume that the flush ratio a i s 0.5 although the other value of acan also be used. In 121, 1111, Smith also used 50% in describing the copy back traffic. In the upper part of Fig. 3 , given L = 32 bytes and a relatively long memory cycle time, a 32-bit bus system using a cache with a hit ratio of 98% has the same performance as a 64-bit bus system using a cache with a hit ratio of about 96% to 98% (2% increase), we can reduce the bus width (processor data bus and memory bus) from 64 bits to 32 bits while retaining the same performance. When L = 8 bytes and pm = 2, increasing hit ratio 3% (from 95% to 98761, a 32-bit bus width can get the same performance as a 64-bit system with 95% hit ratio. The lower part of Fig. 3 shows the 96% (98 -2). In another words, increasing thc hit ratio from case where a different base hit ratio is used.
Data Bus Width and Hit Ratio
This illustration agrees with the previous limit analysis for (9) . That is, given L 2 2 0 and a= a' = 0.5, increasing the hit ratio at HX% of a full-blocking cache by 0.5(100 -HX)% to at most 0.6(100 -HR)% has the same performance as obtained by doubling the data bus. To relate performance to cost, we can map a hit ratio to cache size and trade-off the cache size with the data bus width at the performance equivalent point. For instance, a processor with a 64-bit data bus and an 8KB cache (hit ratio = 91% from the simulation results of [14] ) and a processor with a 32-bit data bus and a 32KB cache (95.5%) establish a performance equivalent point. That is, the (64-bit, 8KB) system and the (32-bit, 32KB) system has the same Performance. The (32-bit, 32KB) system has significantly reduced the package size and pin count of the processor. In other words, increasing the size of a small on-chip cache can easily achieve the same performance level that is achievable by doubling the data bus width. In this context, a relatively smaller amount of chip area is increased in the cache memory to trade for the processor pin count and memory data bus width.
To consider a larger cache size, we use the hit ratio and cache size data from Short and Levy's work again [141. For instance, if we choose a (32-bit, 128KB) system as a base, the 64-bit system that has the same performance is one that has a 32KB cache. The conclusion made from this mapping example is that based on a system with a higher hit ratio, increasing the bus width is more advantageous for trading the chip area because bus width trades a larger cache size (die area) for a large cache.
If we map the hit ratio to cache size with other simulation data, such as those in 113 (p. 424)] and then trade-off with the bus width, the results are similar.
Unified Comparisons Based on Nonpipelined
Figs. 4, 5, and 6 illustrate the trade-offs among hit ratio, pipelined memory system, bus width, processor stalling feature, and read-bypassing write buffers. The comparisons for these architecture features are based on the same .) The nonpipelined memory cycle P,, is plotted on the x axis. These curves serve two purposes. First, they show how each individual architecture feature is traded with the hit ratio to achieve the same mean memory delay. Second, the curves show the comparisons among the features themselves. The solid line shows the amount of hit ratio difference which is required to trade the performance of using the pipelined bus and memory system. If the memory cycle fl, is two, pipelining does not make the difference because q = 2. This is shown in the figures where the solid lines meet with the x axis.
In Fig. 4 , a fast pipelined memory system is used with q = 2, and the line size is eight bytes. The flush ratio is assumed to be 0.5 considering the average situation. The BNL, stalling-feature is evaluated with the average stalling factor obtained from the simulations. The dashed curve represents the best performance by using the readbypassing write buffers because there are some reads that can not bypass on-going writes. This situation is similar to the one where a request is stalled in a partial-stalling cache. From the simulations, we found that an application makes very frequent consecutive requests to a cache line which just missed. That is, when a load miss is in progress, the occurrences of another miss for the other cache lines are much fewer than the load /store accesses on the line which is being filled. We also found that it is much easier to hide the cache flush latency successfully by using the write buffers because 1) the flushed cache line is written after the missing line 2) the processor will spend some time using the data on We notice that for L / D = 2 in Fig. 4 , using a high speed pipelined memory system does not show any performance advantage over doubling the bus width even for a large memory cycle time. When the line size to data bus width ratio is increased, the advantage of using a pipelined memory system is shown in Fig. 5 . The performance improvement due to the BNL, feature is quite limited (see Figs. 4 and 5). The BNL, feature has a higher performance improvement when the memory cycle time is small (see Fig. 6 ). From Figs. 4 , 5, and 6, we rank the performance of each of the features except the pipelined memory system as follows. In general, doubling the data bus width is best, providing the read-bypassing write buffers is the second best while using a cache with a bus-not-locked feature is the third most useful. This observation is generally good for a wide range of memory latencies and is not sensitive to line sizes. The stalling factor for a nonblocking cache was not evaluated from the simulation. However, because many subsequent load/store accesses are directed to the line just missed and even if a processor does not stall the execution for the first miss, a subsequent load/store access will be stalled unless the processor include mechanism to support multiple load/store misses.
The use of a pipelined memory system is most advantageous when the memory latency reaches the cross over points in the curves. Doubling the data bus width, using the is filled, and the line just fetched from the main memory. read-bypassing write buffers, and a cache with a bus-notlocked feature has a limited performance contribution over a relatively large range of memory latency. The memory cycle time is less than about five or six clock cycles for q = 2 ( L > 20) when the performance of a pipelined memory system surpasses that of doubling the bus width. Notice that a large hit ratio (cache size) is traded with the usage of the pipelined memory system. For instance, in a 32-bit bus and 32-byte cache line size system, changing a 10-cycle per 32 bits nonpipelined memory system into a pipelined memory system can trade about 12% of the hit ratio for a given 95% hit ratio cache system as shown in Fig. 6 . Thus, the 10-cycle per 32 bits nonpipelined memory system with a 95% hit ratio cache for some application has the same performance as a system with pipelined mernory and a cache with only an 83% hit ratio for the same application. The huge amount of hit ratio traded for the use of a pipelined memory system shows that pipelined memories or burst read memories are probably the most cost-effective technique to use for performance.
Model Verification with Line Size and Hit Ratio
In this section, we verify the trade-off methodology by developing a performance trade-off between line sizes and the hit ratio, and compare our results with previously published results. Given a cache size, a larger cache line size (up to a certain range) usually results in a higher hit ratio than a smaller line size for the same application [21, [41. Smith determined the best line size by finding the line size which minimizes the mean memory (cache miss) delay per memory reference [2] .
As shown later, the trade-off approach presented in this paper obtains the exact same results as t:hose of Smith. In addition, the trade-off approach can be used to quantify the inter-relationship in line size, cache hit ratio, and memory cycle times. To do this, we use c + f l L / i 3 ) for the time it takes to fill a cache line as used in [2] . The constant c accounts for the memory access latency, and p i s the transfer time of the bus when D bytes are transmitted per bus cycle. We pose the question as how much of a hit (miss) ratio difference between using a larger line and a smaller line is necessary to justify the advantage of using a large line size in terms of mean memory delay time. We find the trade-off by setting the simplified execution time to be equal, Le., X,, = Xi,, where
Trade-off
and and obtain
To serve the context of trading line size with hit ratio, let EHR be the hit ratio for using a larger line size L*, and HR be the hit ratio for using a smaller line size Lo. Then, the difference of cache hit ratio for the equivalence of mean memory delay time is
AEHR, is the minimum hit (miss) ratio difference required for using a larger line size L" to have the same performance as using a smaller lines size Lo. Next, we use the hit ratio and line size trade-off relationship combined with Smith's approach to determine the optimal line size [2] . An optimal line size can be determined by finding the least average memory delay per memory reference. Suppose that we want to determine the optimal line size from the set of y line sizes represented by (L, I 1 < i < y). For 1 < i 5 y, the optimal line size is determined by the following minimum operations:
The hit cycle time is one here. Latency c and bus speed pare normalized with the hit cycle time. However, Smith multiplied (e' + p) by the corresponding miss ratio to find the optimal line size. He uses the following minimum operation to determine the optimal line size:
where c' = c ~ 1 in relation to (16). What he minimized is actually the minimum mean cache miss delay time per memory reference. Since hit cycle times are the same for the comparison, the minimum of the cache miss delay can also determine the optimal line size.
We use the line size Lo as a base case for the comparison of mean memory delay with the set of y line sizes represented by {L, I 1 < i < y] where L, > Lo. In this setting, we can examine whether a larger line size offers a performance advantage or not due to its higher hit ratio. The hit ratio of line L, is denoted as HR, and HRL, for Lo. We consider the range of line sizes when HRL 2 HR,, . Based on the minimum mean memory delay approach, the best line is determined by the following equivalent maximum operations:
It becomes maximum operation because we choose the largest difference of the mean memory delay between line size Lo and each of the other line sizes, respectively. The largest difference means the smallest mean memory delay of the corresponding line size L,. The following maximum operation determines the optimal line size and indicates the beneficial range of bus speed or memory access time for using that line size: data cache is 32 bytes which has the maximum reduced delay time per memory reference (see Fig. 7a ). This result is exactly the same one as in Smiths work. The order of line size to choose is 32, 64, 16, and 128 bytes, which also matches with Smith's work. Consequently, our performance trade-off methodology is verified.
GENERALIZATION OF THE TRADE-OFF METHODOLOGY
We have shown the trade-off relationship between an architecture feature and the data cache hit ratio based on the nonpipelined memory model. In Section 6.1, we further 
Data Bus Width and Compositive Cache Hit
Considering the trade-off between composite hit ratio and data bus as an example, we rewrite the expression for the execution time. The following expression denotes the execution time of using data bus width D with I-cache miss penalty.
Ratio
where w is the ratio of instruction cache misses to data cache misses for the given system, i.e., w = 2. Similarly for the 2 0 case, the execution time
R'
with w' = + . Here (R', R;, a', 4' 1 and {R, R , a, 41 are parameters for the system using data bus width 2 0 and D quantify the time contributed by instruction cache miss assuming that full-stalling I-caches are used. The I-cache is assumed to have the same line size as the D-cache (data cache). The maximum value of 4' is L / 2 0 and L 2 2 0 . Let PROOF. Assuming that instruction cache hit cycle times are overlapped with the CPU execution time and do not contribute to the total memory reference cycle times, the proof is similar to that given for Theorem 1. 0
It is noted that when I-cache is not consi.dered, i.e., w = d = 0, the ratio r is the same as in Theorem 2 and Theorem 3, respectively. For most applications have simall u) (i.e., small fraction of instruction reference misses), the results of Theorem 2 and Theorem 3 can be applied to composite hit ratio with negligible difference from that determined by (25).
Trade-off of Data Path and Hit Ra1:io in Burst
In this section, we show that the trade-off methodology can be easily used to examine the performance trade-off between data path and hit ratio based on a burst read memory model instead of the nonpipelined meimory model used previously. A general form of memory cycles for the burst memory system reading a line can be represented by c + p($) as in 
Read Memories
R' As before, the hit ratio that trades the performance of a D-byte bus is described as (7) with the Y specified by (28) and its bound in a transfer time dominated memory design is found as follows. (1 + a')(, + p&) -1. Fig. 8 illustrates the impact of the constant time on the data path and hit ratio trade-off. As shown, a larger constant time reduces the amount of hit ratio which is traded with the performance of bus width. As the per-bus transfer time (P, is increased on the x axis, the amount of hit ratio traded for the performance of a D-byte data path is increased. 
CONCLUSION
We presented an architecture trade-off methodology and investigated the performance trade-offs among external data bus width, cache hit ratio, processor stalling features, read-bypassing write buffers, and pipelined memory systems. We used the trade-off methodology to determine the optimal line size and verify the approach. We showed that the performance trade-offs are based on the equivalence of mean memory delay time and can be generalized for composite hit ratio and burst read memories. The performance and cost trade-offs examined are listed as follows:
0
Given L 2 2 0 and a = a' = 0.5, the performance improvement due to increasing the cache hit ratio at HR by 0.5(1 -HR) to at most 0.6(1 -HR) is the same as that obtained by doubling the data bus width using nonpipelined memories. To consider trade-offs between cost and performance, increasing the size of a small on-chip data cache can easily achieve the performance level of doubling the data bus width. Sn this case, a relatively smaller amount of chip area is increased in the cache memory to trade for the processor pin count and memory data bus width. However, as the hit ratio and cache size curve flattens out, then increasing the bus width is more advantageous for trading the chip area because bus width trades a larger cache size (die area) for a large cache.
Except for the pipelined memory system, the best choice to improve the performance of a system using nonpipelined memories doubling the bus width. Using read-bypassing write buffers is the second, while the use of a cache with a bus-not-locked feature is the third. In systems that have already used burst read memory design, the attempt in doubling the data path should be accompanied with the reducing of the constant time. Otherwise, the performance improvement of doubling the data path can be quite limited in constant time dominated systems.
The study for various processor stalling features showed that a cache allowing other cache lines to be accessed while a missing line is being filled has a very limited performance advantage. However, if subsequent load/store accesses are only stalled by the latency for the requested data to arrive, about 20-30% reduction in the read miss latency of a full-blocking cache can be achieved for a memory cycle time of less than 15 clock cycles.
The pipelined memory system is most advantageous for performance when the memory cycle time is larger than about five or six clock cycles (for L / D > 2 and q = 2). Doubling the bus width, using read-bypassing write buffers, or using caches with a bus-not-locked feature has a limited performance contribution when a relatively long memory cycle latency presents. For the huge amount of hit ratio that a pipelined memory can trade, it appears that the pipelined mechanism or the burst read memory design is the most cost-effective technique to use.
